

Scalable Coherent Multi-Channel SDR VORTARIAN 4R2T-10G



Features

- Four coherent RF receive channels
- Two RF transmit channels
- 16-bit ADCs operating at 500 MSPS
- 16-bit DACs operating at 1 GSPS
- Direct RF / IF sampling 20 MHz to 1.4 GHz
- Frequency coverage extendable up to 75 GHz using optional RF mezzanine front-ends
- Efinix Titanium FPGA with integrated Quad-Core RISC-V SoC
- Dual 10GBASE-SR SFP+ interfaces
- External reference clock input
- Multi-board synchronization capability under development
- Low-jitter clock generation and distribution
- On-board LPDDR4 memory

Applications

- Passive/MIMO radar and distributed RF sensing
- Direction finding (DF) and angle-of-arrival (AoA) measurements
- Beamforming and phased-array research
- Coherent multi-channel signal acquisition
- Spectrum monitoring and RF signal intelligence
- Software-defined radio (SDR) prototyping
- Wireless communications research and development
- Distributed SDR architectures and future synchronized multi-board operation
- Electronic warfare (EW) and RF sensing research
- Academic and industrial RF research

Description

The VORTARIAN 4R2T-10G is a coherent multi-channel SDR platform featuring four RF receive channels, two RF transmit channels and an FPGA-based processing subsystem. The system is optimized for applications requiring precise phase coherence, deterministic multi-channel timing and high dynamic range.

The combination of high-speed data converters, low-jitter clocking, dual 10 Gigabit Ethernet connectivity and support for external reference clocking makes the platform well suited for passive radar, direction finding, beamforming, distributed sensing and advanced wireless communications research.




Figure 1: SDR functional block diagram




Figure 2: SDR platform board photo

Table 1: Hardware Overview

<i>Platform Part Number</i>	VORTARIAN 4R2T-10G (board + RF shielding enclosure)
<i>Processing Board Part Number</i>	HW-115-050 (available separately)
<i>FPGA</i>	Efinix Titanium Ti375N1156I3
<i>CPU</i>	Hardened Quad-Core 32-bit RISC-V processor
<i>Memory</i>	2× 8 Gb LPDDR4, dual independent LPDDR4 memory interfaces
<i>ADC</i>	Dual-channel, 500 MSPS, 16-bit
<i>DAC</i>	Quad-channel, 1000 MSPS, 16-bit

Table 2: Absolute Maximum Ratings

<i>Parameter</i>	<i>Maximum</i>	<i>Unit</i>
<i>RX Input Power</i>	-10	dBm
<i>Reference Clock Input Power</i>	+9	dBm
<i>Supply Voltage</i>	15	V
<i>DC Voltage at RF Ports</i>	7	V
<i>Storage Temperature</i>	-20 to +60	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress limits only; functional operation at these conditions is not implied.

Table 3: DC and Power Characteristics

<i>Input Supply Voltage</i>	10 V to 14 V DC ¹
<i>Power Consumption</i>	19 W typical ²

¹ Operation outside the specified supply-voltage range is not recommended.

² Power consumption depends on FPGA firmware and operating configuration.

Table 4: Clocking and Synchronization

<i>Reference Clock Frequency</i>	100 MHz ± 10 ppm
<i>Reference Clock Input Level</i>	recommended signal level ≈ +6 dBm ± 3 dB ¹
<i>Reference Clock Port Impedance</i>	50 Ω
<i>Reference Clock Input Coupling</i>	AC-coupled
<i>Internal Reference</i>	ultra-low-phase-noise 100 MHz ± 20 ppm reference clock
<i>External Reference</i>	external ultra-low-phase-noise 100 MHz OCXO reference clock supported
<i>Clock Generation</i>	ultra-low-jitter coherent clock generation and distribution
<i>Reference Distribution</i>	external reference clock distribution, configurable as input or output
<i>Multi-Board Synchronization</i>	hardware support for future coherent multi-board synchronization
<i>Coherent Operation</i>	multi-channel phase-coherent acquisition and RF front-end calibration support ²

¹ Operation with a reference signal outside the specified limits may degrade phase-noise performance.

² Final phase stability and calibration performance depend on the complete RF front-end, antenna system, and operating conditions.

Table 5: RF Characteristics

<i>Parameter</i>	<i>Conditions</i>	<i>Value</i>	<i>Unit</i>
Interface			
<i>RX Channels</i>	coherent receive channels	4	–
<i>TX Channels</i>	transmit channels	2	–
<i>Port Impedance</i>	RX and TX ports	50	Ω
<i>Port Coupling</i>	RX and TX ports	AC-coupled	–
RX Characteristics			
<i>Analog Input Frequency Range</i>	direct RF / IF sampling	20 to 1400	MHz
<i>Standard RX Passband</i>	standard RF front-end assembly ¹	250 to 500	MHz
<i>Passband Center Frequency</i>	standard RF front-end assembly	375	MHz
<i>Gain</i>	standard 2nd-Nyquist-zone configuration	18.93	dB
<i>Gain Flatness</i>	250 to 500 MHz	0.55	dB p-p
<i>Input Return Loss</i>	typical measured	17.4	dB
<i>SFDR</i>	$f_{\text{RF}} = 404\text{--}406\text{ MHz}$, $P_{\text{RF}} = -12\text{ dBm}$	> 91.4	dBc
<i>Maximum Input Power</i>	normal operating limit	≈ -10	dBm
<i>Amplifier Gain</i>	typical	20	dB
<i>Amplifier OIP3</i>	$f_{\text{RF}} = 240\text{ MHz}^2$	46.2	dBm
<i>Filtering</i>	standard RF front-end	band-pass filtering	
<i>Input Protection</i>	bidirectional ESD protection	$\pm 20\text{ kV}$ IEC 61000-4-2, $C_{\text{IO}} \approx 0.1\text{ pF}$	
TX Characteristics			
<i>Maximum Output Power</i>	standard RF front-end	≈ -8	dBm
<i>Filtering</i>	standard RF front-end	band-pass filtering	

¹ The standard RF front-end assembly is optimized for operation in the second Nyquist zone (250 MHz to 500 MHz). The analog RF input supports direct RF / IF sampling from 20 MHz to 1.4 GHz. Alternative RF front-end configurations can be provided for application-specific frequency ranges and responses.

² The OIP3 value refers to amplifier specification and does not represent the measured OIP3 of the complete RX signal chain.

Table 6: Digital Interfaces and Data Streaming

<i>Ethernet Interface ETH0</i>	10GBASE-SR, SFP+ cage
<i>Ethernet Interface ETH1</i>	10GBASE-SR, SFP+ cage
<i>Ethernet MTU</i>	jumbo frames supported, MTU up to 9000 bytes
<i>Data Streaming</i>	continuous I/Q streaming after digital downconversion
<i>Streaming Configuration Example</i>	4 channels at 125 MSPS, 16-bit I/Q, aggregate data rate $2 \times 8\text{ Gbps}$
<i>Interface Throughput</i>	sustained near-line-rate operation on dual 10GbE interfaces
<i>Software Interface</i>	GNU Radio compatible

Table 7: Mechanical Characteristics

<i>PCB Construction</i>	14-layer, controlled-impedance, high-Tg laminate (Tg 170 °C)
<i>Board Dimensions</i>	177 mm $\times$ 177 mm
<i>Enclosure Dimensions</i>	180 mm $\times$ 180 mm

RF Mezzanine Front-Ends

The VORTARIAN 4R2T-10G supports application-specific RF mezzanine front-ends for extending the operating frequency range beyond the native direct RF / IF sampling range of the processing board. The mezzanine architecture provides RF frequency conversion and signal conditioning while preserving the coherent multi-channel architecture of the base SDR platform.

A reference implementation has been developed for operation in the 2.4 GHz ISM band. The front-end provides four coherent RF receive paths, two RF transmit paths and more than 100 MHz of instantaneous RF bandwidth. One transmit path is dedicated to integrated multi-channel phase calibration support.




Figure 3: VORTARIAN 4R2T-10G with 2.4 GHz ISM-band RF mezzanine front-end

Table 8: RF Mezzanine Front-End Overview

<i>Architecture</i>	application-specific RF frequency-conversion mezzanine
<i>Reference Implementation</i>	2.4 GHz ISM-band RF front-end
<i>Instantaneous RF Bandwidth</i>	> 100 MHz
<i>RX Channels</i>	4× coherent RF receive paths
<i>TX Channels</i>	2× RF transmit paths, integrated multi-channel phase calibration support.
<i>Phase Calibration</i>	integrated multi-channel phase calibration support
<i>Frequency Reference</i>	on-board 100 MHz low-phase-noise OCXO
<i>Reference Stability</i>	±50 ppb
<i>RF Interface</i>	50 Ω RF interfaces
<i>RX Gain Modes</i>	selectable low-gain and high-gain receive modes
<i>RX Noise Figure</i>	2.7 dB typical, simulated in high-gain configuration
<i>RX Input Sensitivity</i>	approximately −111 dBm at 1 MHz bandwidth and 0 dB SNR, simulated
<i>Customization</i>	RF mezzanine front-ends can be adapted for application-specific frequency bands, filtering, gain and signal levels ¹

¹ RF performance, frequency coverage and electrical characteristics depend on the specific mezzanine configuration.




Figure 4: Reference 2.4 GHz RF mezzanine front-end, top view

Modular RF Architecture

The mezzanine converts the application RF band into the native operating range of the VORTARIAN 4R2T-10G while retaining the platform clocking, synchronization, FPGA processing and high-speed data-streaming infrastructure.

The on-board low-phase-noise OCXO provides a stable common frequency reference for the RF conversion circuitry. Together with the integrated phase-calibration path, this architecture is intended for coherent multi-channel applications such as direction finding, beamforming, passive radar and distributed RF sensing.

Alternative mezzanine implementations can target other microwave and mmWave frequency bands without modification of the main processing board.

Clocking Performance

Table 9: Typical ADC Sampling Clock Integrated Jitter at 500 MHz ADC Sampling Rate

Integration Bandwidth	Integrated Jitter [fs] ¹
1 kHz to 10 MHz	30.4
1 kHz to 100 MHz	50.3
1 Hz to 100 MHz	607

¹ Typical measured values. Actual performance may vary depending on component tolerances, operating conditions and reference clock source.


² Phase-noise and integrated-jitter characterization performed using a Rohde & Schwarz FSWP phase-noise analyzer.

Table 10: Typical ADC Sampling Clock Phase Noise at 500 MHz ADC Sampling Rate

Offset Frequency	Phase Noise [dBc/Hz]
1 Hz	-54.54
10 Hz	-78.96
100 Hz	-107.73
1 kHz	-112.02
10 kHz	-138.35
100 kHz	-155.36
1 MHz	-159.27
10 MHz	-160.00
100 MHz	-160.54
300 MHz	-161.23

¹ Typical measured values. Actual performance may vary depending on component tolerances, operating conditions and reference clock source.

² Phase-noise and integrated-jitter characterization performed using a Rohde & Schwarz FSWP phase-noise analyzer.



12:03:51 PM 05/11/2026

Figure 5: ADC Sampling Clock Spectral Purity, Rohde & Schwarz FSW analyzer




Figure 6: ADC Sampling Clock Characterization (500 MHz), 1 kHz to 10 MHz Integration Bandwidth, Rohde & Schwarz FSWP analyzer



Figure 7: ADC Sampling Clock Characterization (500 MHz), 1 kHz to 100 MHz Integration Bandwidth, Rohde & Schwarz FSWP analyzer




Figure 8: ADC Sampling Clock Characterization (500 MHz), 1 kHz to 300 MHz Integration Bandwidth, Rohde & Schwarz FSWP analyzer




Figure 9: ADC Sampling Clock Characterization (500 MHz), 1 Hz to 100 MHz Integration Bandwidth, Rohde & Schwarz FSWP analyzer

ADC Dynamic Performance

The plots below illustrate the calculated complex power spectra derived from 256 k I/Q samples with a 16-bit resolution. The input test tone (fundamental frequency) is explicitly marked in the graphs with a red circle $\circ$.

Since the input to the Digital Downconverter (DDC) is a real-valued signal while the output is complex, the resulting spectrum inherently contains the image component corresponding to the negative fundamental frequency ($-f_{IN}$). Due to the frequency shift around the carrier frequency f_C , this image response appears at the folded frequency position and is designated with a red cross $\times$.

Any additional spurious components exceeding the -95 dBFS threshold are automatically identified and highlighted with a red square $\square$, provided they exist within the displayed spectrum.




Figure 10: Typical ADC Dynamic Performance, 500 MSPS Sampling Rate, 256k Complex FFT

DAC Output Phase Noise

The DAC output phase-noise performance was characterized using a Rohde & Schwarz FSWP phase-noise analyzer. The measurement was performed with a 406.25 MHz output tone generated by the on-board DAC operating at a 1 GSPS sampling rate.

Integrated RMS jitter (10 Hz to 100 MHz): 172 fs.

Table 11: Typical DAC Output Phase Noise

Offset Frequency	Phase Noise [dBc/Hz]
10 Hz	-81.8
100 Hz	-108.0
1 kHz	-114.2
10 kHz	-132.9
100 kHz	-141.0
1 MHz	-145.8
10 MHz	-151.8
100 MHz	-155.5

¹ Typical measured values. Actual performance may vary depending on component tolerances, operating conditions and reference clock source.

² Phase-noise and integrated-jitter characterization performed using a Rohde & Schwarz FSWP analyzer.




Figure 11: Typical DAC output phase noise, 406.25 MHz output frequency



Revision History

<i>Revision</i>	<i>Date</i>	<i>Description</i>
1.00	June 05, 2026	Initial release
1.01	June 10, 2026	Added clocking characterization
1.02	June 19, 2026	Added ADC dynamic performance
1.03	July 4, 2026	Platform rebranding
1.04	August 27, 2026	Added mezzanine up/down-converter support
1.05	September 6, 2026	Created a public version of the datasheet

Customization

This product is available for customization to meet specific application requirements. JSE s.r.o. offers custom development services in RF, microwave and FPGA design. Customization and development services are provided under the applicable JSE s.r.o. Business Terms and Conditions. For inquiries, contact sales@jse.dev.

Disclaimer

The information contained in this document is believed to be accurate and reliable. However, JSE s.r.o. assumes no responsibility for any errors or omissions and no liability arising from the use of the information contained herein.

Specifications, features and performance characteristics are subject to change without notice.

Unless otherwise specified, all electrical and performance data presented in this document represent typical measured values obtained under laboratory conditions and are provided for reference purposes only. Actual performance may vary depending on component tolerances, operating conditions, calibration accuracy and measurement methodology.

This product is intended for integration into customer systems. The customer is solely responsible for validating the suitability of the product for the intended application and for ensuring compliance with all applicable system-level requirements.

The product is supplied as a component intended for integration and is not a finished or certified end product. The customer is solely responsible for obtaining any regulatory approvals and certifications required for the final system, including but not limited to CE marking and radio-equipment conformity in the EU, FCC authorization in the United States, and any equivalent approvals in other markets.

This document does not constitute a guarantee of product performance or suitability for a particular application.

© 2026 JSE s.r.o. All rights reserved.
JSE s.r.o., Prumyslova 190, 537 01 Chrudim, Czech Republic
www.jse.dev | sales@jse.dev